




A 90.8%-Efficiency SIMO Resonant Regulating Rectifier Generating 3 Outputs in a Half Cycle with Distributed Multi-Phase Control for Wirelessly-Powered Implantable Devices

Hyun-Su Lee, Kyeongho Eom, and Hyung-Min Lee
School of Electrical Engineering, Korea University, Seoul, Korea




Motivation

Problem of Conv. Dual-Output R³



FIVE Challenges in the conventional dual-output R³


- Challenge-1:** Low V_{SG} ($V_{INN} - V_{G0}$) in $P_3 \rightarrow$ High R_{ON} (on-resistance) & Entry in sub-thre mode
- Challenge-2:** Narrow output range of $V_{REG2} \rightarrow V_{REG2,MAX} - V_{REG2,MIN} \downarrow$ & $|V_{REG1} - V_{REG2}|_{MAX} \downarrow$
- Challenge-3:** High output ripple \rightarrow Unstable supplies
- Challenge-4:** Low output power \rightarrow Unapplicable for high-power system
- Challenge-5:** Low number of outputs \rightarrow Low efficient in dynamic voltage scaling stimulation



- Challenge-1:** solve Negative threshold gate driver
 - Challenge-2:** solve Hybrid high/low comparator
 - Challenge-3, 4, 5:** solve Distributed multi-phase control in a half cycle
- Efficiency up to 90.8%
 V_{REG2} : 1V - 3.5V 3 outputs

Architecture


The Proposed R³ : SIMO R³



- Distributed multi-phase control in a half cycle (3 regions: PL PC PR)**
- 3 feedbacks are in a half cycle
- The first system designed to have 3 outputs
- Each TCMP is uniquely designed for specific regional needs

Detailed Circuits


New Circuit Techniques



- Reverse control technique** \rightarrow High efficiency in PR region
- Negative threshold gate driver** \rightarrow High efficiency at low V_{REG} in PR & PL region
- Pre-biasing technique** \rightarrow Safe start-up in PR & PL region
- Hybrid high/low comparator** \rightarrow High V_{REG} range in PR & PL region

Measurements

SIMO R³ Results & Comparison



Publication	CICC 2018 [4]	TCAS-1 2019 [5]	VLSI 2022 [6]	ISSCC 2020 [1]	ISSCC 2023 [2]	CICC 2023 [3]	This Work
Overall Scheme	Dual-Output R ³						SIMO R ³
Detailed Scheme	SSDO (2X, 3X)	SSDO	Quad-mode SR-RR	PWFM	Synchronized PFM	DOVD	Peak Center, Left, Right Extraction
Resonant Freq. [MHz]	13.56	125 kHz	6.78	2 MHz & 5 MHz	40.68	13.56	2 MHz
# Regul. Outputs	2	2	2	2	2	2	3
# of Outputs in a Half Cycle	≤ 1	≤ 1	≤ 1	≤ 1	1	1	3
Back Current Protection Tech.	X	X	X	X	X	X	0 (for all outputs)
# of Selectable Modes	1 (two outputs)	1 (two outputs)	1 (two outputs)	1 (two outputs)	1 (two outputs)	1 (two outputs)	3 (one or two or three outputs)
Range of V_{OUT1}	1.4V - 1.8V	2.0V	5.0V, 3.7V, N/A	3.0V, 1.5V - 3.0V, N/A	2.2V, 1.1V, N/A	3.6V, 1.8V, N/A	4.5V, 3.5V - 1.0V, 2.5V
Range of V_{OUT2}	N/A	N/A	N/A	N/A	N/A	N/A	N/A
$V_{OUT,MAX} - V_{OUT,MIN}$	0.4V	0.4V	N/A	1.5V	N/A	N/A	1.8V
$ V_{OUT1} - V_{OUT2} _{MAX}$	0.8V	0.4V	1.3V	1.5V	1.1V	1.8V	3.5V
Peak PDL	10mW	114mW	300mW	65mW	60.5mW	81mW	135.53mW ⁴
Peak PCE	79%	91.7%	91.8%	90.75%	90.1%	91.8%	90.82%
@ Total load power	@ total: 7.1mW	@ total: 42mW	@ total: 180mW	@ total: 65mW	@ total: 60.5mW	@ total: 33.5mW	@ total: 84.6mW
V_{REG1} : Vol., load	2.75V, N/A	2.0V, N/A	5.0V, N/A	2.5V, 100Q	2.2V, 88Q	2.2V, N/A	4.5V, 300K
V_{REG2} : Vol., load	1.7V, N/A	1.8V, N/A	3.7V, N/A	1.5V, 2.2kQ	1.1V, 220Q	1.8V, N/A	3.3V, 1kQ
V_{REG3} : Vol., load	N/A	N/A	N/A	N/A	N/A	N/A	2.5V, 1kQ
Applicable to Multi-Level DVS	X	X	X	X	X	X	0

Acknowledgement This work was supported by the Ministry of Trade, Industry & Energy (RS-2022-00154983), Korea. Chip fabrication and EDA tool were supported by IC Design Education Center (IDEDEC), Korea.